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Abstract—The objective of this study was to develop
and demonstrate a technology for producing optical
signals on a VLSI chip using only standard silicon
processing techniques. The design of the process
requires shallow p+In+ junctions to minimize the high
absorption inherent in silicon for ~< 8SOnm and to
obtain low reversed biased voltages for avalanche break
down of the p’/&-junction due to impact-ionization.
The effects of doping and device geometry on the visible
luminescence of reverse biased Si p+In+ junction diodes
has been investigated. Each diode designed has a
unique design incorporating sharp edges that promote
high fields that aid the onset of break down. The p+
doping was varied while other processing parameters
were held constant. All vertical junction diodes had
excellent diode characteristics but no light emission was
observed. Lateral junction diodes had typical reverse
breakdown voltages of between 6 and 7 volts while
certain devices of set geometry broke down rather
sharply at 4 volts with light emission. Intensity and
breakdown characteristics seemed to correlate with
magnitude of p’~’ dose and device geometry.
I. INTRODUCTION
The use of Silicon light entitling structures promises to be a
strong contender in the future as an effective electro-optical
source in opto-electronic integrated circuitry. This study is
the collaboration between Dr. David V. Kerns of Vanderbilt
and RIT. In the past the intensity obtained was typically
low with quantum conversion efficiencies of 5x108 [1,2].
Because of the high absorption coefficient for wavelengths
below 850nm it is not surprising that intensity of visible
light in this range suffers. This study and others that have
preceded it minimize light absorption by optimizing the
device design [3]. Here in this study both co-planar
controlled and electric field confinement devices were
fabricated to assist in increasing quantum conversion
efficiencies. On going challenges for integrating these
devices into CMOS technology are: (1) increasing the
adaptability of device design and fabrication procedures for
standard bipolar or CMOS processes, (2) increasing both
the electrical-to-optical power and quantum conversion
efficiencies associated with silicon LED’s, (3) increasing
the lateral uniformity in emissions from LED’s surfaces,
especially the avalanche-type diodes, and (4) lowering the
operating voltages and currents associated with these diodes
[4].
II. FABRICATON
The device wafers were n-type (100) silicon with an
average resistivity of 5.71c2-cm. Of the 13 wafers, 10
were allocated for device wafers and 3 were used as
control wafers. The 10 wafers were scribed: PR1-lO and
the control wafers were scribed: D1-3.
An implant with Phosphorus at a dose of 3xi0~4 P3
ions/cm2 with an energy of lOOkev followed n~
lithography for all wafers. Wafer PR-10 was chosen for
a blanket implant of 4 different doses, each occupying
one quarter of the wafer surface. Supreme-3 simulations
gave junctions depths of xj = 0.294, 0,325, 0.349 and
0.370~.un for the doses: 4,5,6 and 7x10’5 BF2 ions/cm2
respectively. Actual junction depths for these for doses
were: xj = 0.345, 0.299, 0.409 and 0.449~.tm
respectively and were obtained using the “groove and
stain”technique. Surface concentrations ranged between
i.9x102° to 2.8x102° BF2 ions/cm3.
During the p~ implant it was found that the lateral
devices received insufficient dopant through a large
oxide of about 2600 A. This necessitated a split in the
device wafers so that lateral devices could be recovered.
The split consisted of wafers D1,PR-i,3,5 and 7 for
continued processing for vertical diodes and was
designated “lot-i.” Wafers D2, PR-2,4,6 and 8 were
called “lot-2” and re-worked by etching the oxide over
the p~ regions for the vertical and lateral structures.
These vertical regions experienced a second implant
since they originally received p” dopant through a
masking oxide of about 980 A designed to help achieve
a more shallow junction. While etching the oxide it was
found that since BF2 was present the etch rate decreased
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from the normal rate of 900 A/mm. down to 180
AJmm.. Initially the etch was done in a buffered oxide
etch (BOB) which after the second p~ implant and resist
ash was found to be severely over etched. An RIB etch
would have been more appropriate for removing this
oxide since it is highly an-isotropic. The doses and
energy determined in Supreme-3 were: 7x1014, lxlO’5,
3x10’5 and 4x1015 BF2 ions/cm2 at an energy of l20kev.
For the anneal a wet oxide was used since no oxide was
present for contact isolation and was best in this case to
keep the implant from being driven in too deep.
Both lots next received contact cut lithography and
since BF2 was present an RIB etch was used. The gases
used were: 25 sccm CF4. 10 sccm CHF3 and 80 sccm of
Argon with power and pressure set at 100 watts and 200
mT respectively. The masking resist was then removed
in a Plasma-line asher for 50 minutes then RCA
cleaned. An HF dip was included to help reduce residual
oxide before sputtering of the alloy AIJSi in the
CVC6O1 sputter tool. The sputter was done in an Argon
ambient with a base pressure of 1.4x105 Torr. A pre
sputter was done before the actual sputter to help reduce
any contaminants that might have been present on the
AIJSi target. An average aluminum thickness of
0.887~im was measured using the Tencor “alpha step”
tool.
Finally photo level four for metal patterning was
done. This step was followed by an aluminum etch. The
etch time was approximately 1.5 minutes per wafer. A
sinter at 450 Celsius in H2N2 was done to help improve
ohmic contact and the 1% silicon in the aluminum helps
to alleviate migration of silicon into the aluminum that
can cause spiking and eventual shorting at the junctions.
The following page shows the device chip.
ifi. RESULTS
All testing was performed using an HP4 145, probe
station and voltage source. Lot 1 was tested for vertical
device behavior. All I-V curves were very symmetric
with a reverse breakdown voltage (VBR) of 3 volts and
forward turn on voltage (VF) of about 3 volts. These
devices emitted no light. Both forward and reverse
characteristics were sharp, showing no sign of series
resistance.
Lateral devices from lot 2 gave good results. All
devices that had an I-V curve also emitted light Wafers
tested from this lot were PR-2,4,6 and 8 with doses:
7x1014, lxlO’5, 3x1015, and 4x10’5 BF2 ions/cm2
respectively. Table 1 shows a summary of light
emission observed by dose and device geometry. It is
clear from table 1 that in the F-series of devices F5-9
emitted light across all 4 doses tested. This is no
surprise since these devices are virtually identical in
geometry and are the simplest in design. They are
constructed such that the p~ material lies in a circular
plain surrounded by an ~ rmg concentric around the p~
material. Under reverse bias light was first seen around
the aluminum contact over the n~ ring at 7.5 volts and
lOmA for the lowest dose and was 6 volts for the
highest. The light observed extended through the whole
circumference as the current exceeded 2OmA at 12 volts
regardless of dose. Series resistance in the reverse
characteristic was observed to be worst with lower dose.
Considerable improvement in the lack of series
resistance was observed in the same device at the
highest dose of 4x10’5 BF2 ions/cm2. All devices had a
VP of between 2.5-3 volts with the exception of device
D8, which had a V~ of about 1 volt and only functioned
on the wafer with the highest dose. Device D8 had very
sharp forward and reverse characteristics and its
geometry consisted of three rows of sharp zig-zag like
~ structures centered across a square n~ plain. Devices
F1-4 only functioned and emitted light at the highest
dose tested with the exception of F3, which also
functioned on the third highest dose of lxl&5 BF2
ions/cm2. Device F3 is a made up of a crescent shape n~
region over a circular p region. When under reverse
bias the crescent shape was highly defined by the
outline of a bright yellow/orange luminescence. Device
F4 also showed bright light defined by its coil like n~
structure concentric about a p~ circular plain.
The second best series of devices tested that emitted
light was the E-series. ES and E6 emitted light over all
doses. Their geometry resembles two sine like patterns
superimposed over each other running 180 degrees out
of phase, each pattern being of opposite doping. There
are three rows in this pattern and when under reverse
bias a grid of pin point light is seen through the
microscope and is well defined, Again all operating
characteristics are the same as that described for the F-
series.
All the C-series devices failed to operate and it is not
understood why at this time. Their geometry is not
unlike that described above for the D-series devices.
The lowest breakdown voltage of less than 5 volts
was observed in one device among the B-series. Device
Bi is made up of n~ wedge shapes placed concentrically
over a circular p~ plain. Although it had the lowest VBR
its light emission was rather weak and the device could
not withstand currents above 3OmA at 15 volts where as
all the other devices could be reversed biased as high as
30 volts at 200mA before failure occurred. See figure 2
and 5 for device B 1 and its matching I-V curve. Figures
3 and 4 show a typical device E3 and its I-V curve.
Devices like E3 and B 1 are a good examples of a field
confinement type devices. An electric field confinement
was created at the p~n tips when biased.
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Table 1: Light emission observed by dose and device geometry.
* = Breakdown is ~ 5.0 volta • = Light Observed for Wafer Id. PR.2. Dose = 7x10’4 BF3 Ionafcm’
V = Ugh~ Observed frWafer Id. PR4, Dose = 1x101’ BF1 loi&cm’ A1....P9 r Device Typ~.
.. • Ught Observed foT Wafer Id. PR4. Dose = 3x101’ BF5 Ions/cm2
a = Lichi Observed for Wafer Id. PR-S. Dose = 4x10” BF5 lo&cm2
Al A2 AS A4 AS A6 i A7 AS A9
BI * •a B2 a B3 V B4 V4O B5 B6 B7 a B8 B9~
Cl C2 c3 C4 CS C6 Cl Cs C9
Dl 1)2 D3 Do D5 1)6 D7 DS a 1)9
El V £2 E3 V4 E4 E5+V~~ E6+V++ £7 £8 £9
Fl a P2 a P3 Va F4 a psav+a p~av~a F7~V~~ F8+V~ö F9+~••
Figure 2 Device Bi
N. d~ftas.on
p. ~;r’~j~
C~ftt C~.t
Figure 3: Device E3
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lv. SUM1~’1ARY
The objectives of observing light under relatively low
reverse bias voltages and low cuffents was realized. It
was found that higher doses most likely are of interest
for field confinement type devices. Co-planar surface
devices such as in the F and higher H series devices
worked over a wider dose range. Geometry is important
but process technique and materials is a key factor in
achieving devices that can be integrated into the CMOS
process. Of principle importance is the quantum
efficiency and photonic yield that results from silicon
light emitting structures. These parameters are
important in that they help to determine the viability of
these devices as electro-optical sources to be used in
opto-electronic integrated circuitry.
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